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ABSTRACT
Combinational circuits are generally thought of as acyclic
structures. It is known that cyclic structures can be com-
binational, and techniques have been proposed to analyze
cyclic circuits to determine whether this is the case [7]. Cy-
cles sometimes occur in designs synthesized from high-level
descriptions, as well as in bus-based designs [15]. However,
feedback in such cases is carefully contrived, typically occur-
ring when functional units are connected in a cyclic topology.
No one has attempted the synthesis of circuits with feedback
at the logic level.
We propose a general methodology for the synthesis of
multilevel combinational circuits with cyclic topologies. The
technique, applicable in the substitution phase of logic syn-
thesis, optimizes a multilevel description, introducing feed-
back and potentially reducing the size of the resulting net-
work. We have incorporated the technique in a general logic
synthesis environment and performed trials on benchmark
circuits and randomly generated examples. Many of the bench-
mark circuits were optimized significantly, with improvements
of up to 30%. In trials with thousands of randomly gener-
ated examples, very nearly all had cyclic solutions superior
to acyclic forms, with average improvements in the range of
5 to 15%.
We argue the case for radically rethinking the concept of
“combinational” in circuit design: we should no longer think
of combinational logic as acyclic in theory or in practice, since
nearly all combinational circuits are best designed with cy-
cles.
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1. INTRODUCTION
Combinational circuits are generally thought of as acyclic
structures, and sequential circuits as cyclic structures. (In
fact, “combinational” and “sequential” are often defined this
way.) A better definition is that combinational circuits have
outputs that depend only on the current values of the inputs;
sequential circuits have outputs that may depend upon past
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as well as current input values.
A combinational circuit computes boolean-valued functions
fi(x1, . . . , xm), 1 ≤ i ≤ n of boolean inputs x1, . . . , xm. A
collection of logic gates connected in an acyclic (loop-free)
topology is clearly combinational. Regardless of the initial
values on the wires, once the values of the inputs are fixed,
the signals propagate to the outputs. There is a clear corre-
spondence between the electrical behavior of the circuit and
the abstract notion of the boolean functions that it imple-
ments. The behavior of a circuit with feedback is generally
more complicated. Such a circuit may exhibit sequential be-
havior (as in the case of an R-S Latch), or it may be unstable
(as in the case of an oscillator).
And yet, cyclic circuits can be combinational. Consider the
network shown in Figure 1 consisting of three nodes, g1, g2
and g3 producing output functions f1, f2 and f3, respectively.
Note that there is a cycle: g1 receives f3 as an input, g2 re-
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Figure 1: A cyclic combinational circuit.
ceives f1 as an input, and g3 receives f2 as an input. Nev-
ertheless the circuit is combinational. To see why, note that
if a = 0, then g1 does not depend on f3; if b = 0, then g2
does not depend on f1; if a = 1 and b = 1, then g3 does not
depend on f2. The circuit implements the functions
f1(a, b, c) = ab¯c + abc¯,
f2(a, b, c) = a¯b + ab¯ + bc,
f3(a, b, c) = ab + ac¯ + bc¯.
This network can be mapped to a circuit consisting of 9 fan-in
two gates. In contrast, the best acyclic design that we could
find requires 10 fan-in two gates. This demonstrates that
cyclic circuits can be smaller than equivalent acyclic forms.
The intuition behind this is that with feedback, all nodes can
potentially benefit from work done elsewhere; without feed-
back, nodes at the top of the hierarchy must be constructed
from scratch. Figure 2 illustrates this. In the cyclic network,
g1 depends on g3, g2 depends on g1 and g3 depends on g2.
In the acyclic network, g1 does not depend upon the other
nodes. As a result additional gates are required to implement
it.
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Figure 2: Cyclic vs. acyclic structures.
1.1 Prior Work
In 1992, Stok pointed out that cycles sometimes occur in
circuits synthesized from high-level designs as well as in cir-
cuits with bus structures [15]. Cycles were observed in designs
that were optimized to reuse functional units. For instance,
given functional units f(x) and g(x) (these could be opera-
tions like “add” and “shift” on a datapath x) and a controlling
variable y, one might implement
z(x) = if y then f(g(x)) else g(f(x)).
Feedback in such designs is carefully contrived, typically oc-
curring when functional units are connected in a cyclic topol-
ogy. Stok noted that while high-level synthesis tools and/or
human designers sometimes create such cyclic designs, logic
synthesis and verification tools used at later stages in the
design process cannot handle cycles. His solution was to dis-
allow the creation of cycles in the resource-sharing phase of
high-level synthesis. In 1994 Malik proposed a technique for
analyzing cyclic combinational circuits [7]. He formulated an
efficient algorithm based on ternary-valued simulation to de-
cide whether a circuit is combinational, and he proved that
the problem is NP-complete. He also addressed the issue of
timing analysis as well as fault testing [8]. In 1996, Shiple ex-
tended Malik’s work and set it on firm theoretical footing [10].
He showed that the class of circuits that Malik’s procedure de-
cides to be combinational are precisely those that are well be-
haved electrically, according to the up-bounded inertial delay
model [4]. He proposed refinements to Malik’s algorithm [11]
and extended the concept to combinational logic embedded
in sequential circuits [12].
To summarize, combinational circuits have been observed,
and their behavior formalized, well understood and accepted.
However, except for relatively simple cases of feedback at
the level of functional units, combinational circuits are not
designed with feedback in practice, and no one has attempted
the synthesis of circuits with feedback at the logic level.
As early as 1960, Short argued that permitting cyclic topolo-
gies could reduce the size of relay networks [13]. Around 1970,
Huffman and Kautz argued that cyclic combinational circuits
could have fewer logic gates than acyclic forms [5], [6]. Unfor-
tunately, the examples that they gave, although plausible, do
not meet the rigorous condition for stability and uniqueness.
Shiple demonstrated that the example given by Kautz fails
the test and may not work correctly [10]; the same can be
said for the example given by Huffman.
In 1977 Rivest presented a convincing example of a family
of cyclic combinational circuits [9]. For any odd integer n
greater than 1, the circuit consists of n AND gates alternating
with n OR gates in a single cycle, with n inputs repeated twice.
The circuit for n = 3 is shown in Figure 3. Rivest showed
that the circuit is combinational and that each gate computes
a distinct output function depending on all n variables. Sig-
nificantly, he also proved that this circuit is optimal in terms
of the number of fan-in two gates used, and he proved that
the smallest acyclic circuit implementing the same 2n output
functions requires at least 3n − 2 fan-in two gates. Thus,
asymptotically, this cyclic circuit is two-thirds the size of any
equivalent acyclic form. Rivest states that in general
“it remains an open problem to determine the ex-
tent to which feedback can yield economical real-
izations.”
Twenty-five years later, the topic of incorporating feedback
in the design of combinational circuits is still an open one,
both in theory and in practice.
1.2 Contributions
Inspired by the work of Rivest, we have generated a variety
of cyclic examples with the same property as his circuit: they
have provably fewer gates than any equivalent acyclic circuits.
Most notably, we have found a family of circuits that are
asymptotically one-half the size. This work will be presented
elsewhere.
In this paper, we explore the topic of cyclic combinational
circuit design and demonstrate that these are not isolated ex-
amples: cyclic topologies are superior to acyclic topologies for
a broad range of networks, from randomly generated designs
to small and large-scale networks encountered in practice.
We propose a general methodology for the synthesis of
multilevel combinational circuits with cyclic topologies. The
technique, applicable in the substitution phase of logic syn-
thesis, optimizes a multilevel description, introducing cycles
and potentially reducing the size of the resulting network.
We have incorporated the technique in a general logic syn-
thesis environment, namely the Berkeley SIS package, and
performed trials on benchmark circuits and randomly gener-
ated examples. Many of the benchmark circuits were opti-
mized significantly with feedback, with improvements of up
to 30%. In trials with thousands of randomly generated ex-
amples, very nearly all had cyclic solutions superior to acyclic
forms, with average improvements in the range of 5 to 15%.
1.3 Notation and Definitions
x¯ indicates the negation of a literal x, the symbol ’+’ de-
notes disjunction (“OR”), and multiplication denotes con-
junction (“AND”).
A boolean network consists of input variables x1, . . . , xm,
node functions g1, . . . , gn, and output functions f1, . . . , fp.
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Figure 3: A cyclic combinational circuit due to Rivest [9].
An internal variable yi is associated with each node, 1 ≤
i ≤ m. Each node function is a logical expression consisting
of input variables and internal variables. Each output func-
tion is a logical expression consisting of input variables only.
Our cost measure is the sum of the literals in the factored
form of node expressions (see [3]).
We use the term combinational with respect to an in-
put assignment to mean that the network computes a unique
value for each output. (Shiple uses the term “combinationally
output-stable” [10].) This computation must hold:
• regardless of the initial state,
• and independently of all timing assumptions.
A more precise circuit model and definition is given in [10].
The output functions fi, 1 ≤ i ≤ p are only defined for com-
binational input assignments.
We use the term combinational with respect to a network to
mean that the network is combinational for all input assign-
ments in its “care” set. C(g1, . . . , gn) is a logical expression
consisting of input variables that denotes the necessary and
sufficient condition for stability and uniqueness. It evaluates
to 1 for input assignments for which the network is combi-
national. The network is combinational iff the “care” set is
contained in C.
2. SYNTHESIS
The goal in multilevel logic synthesis (also sometimes called
random logic synthesis) is to obtain the best multilevel struc-
tured representation of a network. The process typically con-
sists of an iterative application of minimization, decomposi-
tion and restructuring operations [3]. An important opera-
tion is substitution (also sometimes called “resubstitution”)
in which node functions are expressed or re-expressed in terms
of their original inputs as well as other node functions. For
instance, given functions
f1(a, b, c) = ab¯c + abc¯,
f2(a, b, c) = a¯b + ab¯ + bc,
f3(a, b, c) = ab + ac¯ + bc¯.
we can substitute f1 into f2 to obtain
f2 = g2(a, b, f1) = f¯1b + ab¯,
or we could substitute f2 into f1 to obtain
f1 = g1(b, c, f2) = f2 b¯c + f¯2b.
If we try to substitute f3 into f1, we find that it isn’t help-
ful. For a given function fi, dependent only on the primary
inputs, substitution of a set of functions F1 yields an expres-
sion dependent on a set of functions F2 ⊆ F1. In general, the
resulting expression is not unique. Substitution may yield
several alternative functions of varying cost. Also, in gen-
eral, augmenting the set of functions available for substitu-
tion leaves the cost of the resulting expression unchanged or
lowers it. (Strictly speaking, this may not always be the case
since the algorithms used in logic synthesis are heuristical,
but exceptions are rare.)
In existing methodologies, a total ordering is enforced among
the functions in the substitution phase to ensure that no cy-
cles occur. This choice can influence the cost of the solution.
For instance, with the ordering
2f
3f1f
substitution yields
f1 = g1(a, b, c) = a(bc¯ + b¯c)
f2 = g2(a, b, f1) = bf¯1 + ab¯
f3 = g3(a, b, c, f1) = af¯1 + bc¯
with a cost of 13; whereas the ordering
2f3f
1f
yields
f1 = b¯cf2 + bf¯2
f2 = b(c + a¯) + ab¯
f3 = af¯1 + bc¯
with a cost of 14. Enforcing an ordering is limiting since
functions near the top cannot be expressed in terms of very
many others (the one at the very top cannot be expressed in
terms of any others). Dropping this restriction can lower the
cost. For instance, if we allow every function to be substituted
into every other, we obtain
f1 = f¯2b + f¯3a
f2 = f¯1b + ab¯
f3 = f¯1a + bc¯
with a cost of only 12. This network is cyclic and not com-
binational. This may be verified according to Malik’s proce-
dure. (Informally, note what happens when a = 1 and b = 1:
we have f1 = f¯2 + f¯3, f2 = f¯1, and f3 = f¯1 + c¯.) However,
suppose that we restrict the order of substitution to
2f 3f1f
We obtain,
f1 = a(f¯3 + bc¯)
f2 = bf¯1 + ab¯
f3 = c¯f2 + ab
also with a cost of 12. As discussed in the introduction, this
network is combinational.
2.1 Problem Statement
We first state the problem in its most general form, and
then we discuss various heuristics that have been explored to
make the search computationally tractable. We assume that
the network is given to us in collapsed form, that is to say,
we are given a set of output functions f1, . . . , fp to imple-
ment. We have the substitution operation at our disposal.
For each output function fi, we try substituting different sets
of functions. Call such a set a substitutional set. For each
substitutional set Fj we generate a node function g
(j)
i (or sev-
eral functions g
(j,1)
i , g
(j,2)
i , . . .). For instance, for the output
function
f1 = a(bc¯ + b¯c)
the substitutional set {f2, f3} generates a node function
g
(1)
1 = f¯2b + f¯3a.
We list the node functions obtained in this way in increasing
order of cost. For a three-node network, the list might be
f1 f2 f3
{f2, f3} : g
(1)
1 {f1, f3} : g
(1)
2 {f1, f2} : g
(1)
3
{f2} : g
(2)
1 {f1} : g
(2)
2 {f1} : g
(2)
3
{f3} : g
(3)
1 {f3} : g
(3)
2 {f2} : g
(3)
3
∅ : f1 ∅ : f2 ∅ : f3
For each node, we expect the lowest cost expression to be
obtained with the full substitutional set (i.e., all other node
functions), and the highest cost expression to be obtained
with the empty set.
The goal of the synthesis process is to select a choice of
node functions that minimizes the cost while satisfying the
condition for stability and uniqueness. For a three-node net-
work, choose the i-th expression from the first column, the
j-th expression from the second column and the k-th expres-
sion from third column such that we get
min
i,j,k
: cost(g
(i)
1 ) + cost(g
(j)
2 ) + cost(g
(k)
3 )
while satisfying the condition for stability and uniqueness
C(g
(i)
1 , g
(j)
2 , g
(k)
3 ).
For a network with a non-trivial number of nodes, an ex-
haustive search is evidently intractable. With n nodes, there
are 2n−1 substitutional sets for each node, for a total of 2n
possibilities. Fortunately, the structure of the search space
immediately suggests the application of heuristics. We have
considered two such heuristics: branch-and-bound, and dy-
namic programming. Due to space restrictions, we only de-
scribe the branch-and-bound approach here.
2.2 Branch-and-Bound Algorithms
An important step in the synthesis process is the analysis
for combinationality. We have devised an algorithm that is
recursive, and thus it provides information about the stability
and uniqueness of components of the network. Also it lends
itself well to the caching of analysis results for common sub-
networks through iterations of the search. We do not describe
the details here due to space restrictions. We discuss two
branching search algorithms.
2.2.1 The “Break-Down” Approach
With this approach, the search is performed outside the
space of combinational solutions. A branch terminates when
it hits a combinational solution. The search begins with a
maximally connected network. For each node fi, we gen-
erate a node expression g
(1)
i based on the complete substi-
tutional set (i.e., all other nodes in the network). Call the
dependency of a node function on another node an “edge”.
This initial branch has the densest set of edges, and its cost
provides a lower bound on the cost of the solution. As edges
are excluded in the branch-and-bound process, the cost of
the network increases. (Again, since the substitution step
is based on heuristics, this may not be strictly true.) The
algorithm:
1. Analyze the current branch for combinationality. If it
is combinational, add it to the solution list. If it is not,
select a set of edges to exclude based on the analysis.
2. For each edge in the set, create a new branch. Create
a node expression, excluding the incident node from
the substitutional set. If the cost of the new branch
equals or exceeds that of a solution already found, kill
the branch.
3. Mark the current branch as “explored”.
4. Set the current branch to be the lowest cost unexplored
branch.
5. Repeat steps 1 - 4 until the cost goal is met.
The process is illustrated in Figure 4. Many ideas immedi-
ately suggest themselves for expediting the search heuristi-
cally. We can prioritize progress slightly, at the expense of
quality (i.e., choose branches that are “closer” to being com-
binational, according to the details provided by the analysis
algorithm). Also, we can limit the density of edges a priori
or prune the set of edges before creating new branches.
2.2.2 The “Build-Up” Approach
With this approach, the search is performed inside the
space of combinational solutions. A branch terminates when
it hits a non-combinational solution. The search begins with
an empty edge set (i.e., the flat node functions). Edges are
added as the substitutional sets of nodes are augmented. As
edges are included, the cost of the network decreases. The
process is shown in Figure 4. The algorithm:
1. Analyze the current branch for combinationality. If it
is not combinational discard it. If it is combinational,
select a set of edges to include based on the analysis.
2. For each edge in the set, create a new branch. Create a
new node expression, including the incident node from
the substitution set.
3. Mark the current branch as “explored”.
4. Set the current branch to be the lowest cost unexplored
branch.
5. Repeat steps 1 - 4 until the cost goal is met.
With this method, we cannot prune branches through a
lower-bound analysis. However, exploring within the space
of combinational solutions ensures that incrementally better
solutions are found as the computation proceeds. In fact, as
an alternative starting point, we can use an existing acyclic
solution. Adding edges reduces the cost, while potentially
introducing cycles. Although we haven’t explored this possi-
bility, a hybrid “build-up”/“break-down” approach might be
feasible.
Figure 4: Search Strategies: “Build-Up” on the left-
hand side and “Break-Down” on the right-hand side.
2.3 Example: Binary to 7-Segment Decoder
We illustrate the synthesis method on a common circuit,
ubiquitous in introductory logic design courses: the “binary
to 7-segment display” decoder. The inputs are four bits,
x0, x1, x2 and x3, decoding a number from 0 to 9. The out-
puts are 7 bits, a, b, c, d, e, f and g, specifying which segments
in an LED display light up, as shown in Figure 5. The node
functions for this circuit are
a = x¯0x1x¯3 + x¯2(x¯1(x¯3 + x0) + x¯0x1)
b = x¯3(x¯1x¯2 + x¯0x2)
c = x0x¯1x¯2 + x¯0(x3(x2 + x1) + x¯1x¯3)
d = x0x¯1x¯2 + x¯0(x1(x¯3 + x¯2) + x¯1x2)
e = x¯1x¯2x¯3 + x¯0(x1x¯2x3 + x2(x¯3 + x¯1))
f = x¯0(x¯2x¯3 + x2x3 + x¯1) + x¯1x¯2
g = x¯0(x3 + x1) + x¯1x¯2
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Figure 5: Seven segment display.
with a cost of 55. With the “Build-Up” algorithm, 8 edges
are added:

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
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
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
Note that there is a cycle, shown in bold. This yields a
cyclic combinational network,
a = c¯x¯0x¯3 + cx¯2
b = x¯3(x¯2x¯1 + x¯0x2)
c = x¯0x1x3 + x¯1(x0x¯2 + e)
d = x¯0x¯1x2 + a(x1 + x0)
e = dx¯0x3 + b
f = e¯x0 + cx¯1
g = x¯0x3 + a
with a cost of 34. With the “Break-Down” algorithm, the
initial network has 17 edges. Nine edges are deleted, yielding
the same cyclic combinational network as above. For compar-
ison, executing the command full simplify in the Berkeley
SIS package yields an acyclic network with a cost of 37.
3. RESULTS
The most salient result to report, and the main message
of this paper, is that cyclic solutions are not a rarity; they
can readily be found for most networks that are not trivially
simple or sparse. We have run trials with our program, called
CYCLIFY, on a range of randomly generated examples as well
as on some of the usual suspects, namely the Espresso [2]
and LGSynth93 [1] benchmarks. For benchmarks ciruits with
latches, we extracted the combinational part. We note that
solutions for many of the examples contain dozens or even
hundreds of cycles. We note that solutions for many of the
examples do not contain just one or just a few cycles; they
contain dozens or even hundreds of cycles.
3.1 Methodology
We present a simple comparison between the cost of cyclic
versus acyclic substitutions. We have also investigated the
role of feedback in other phases of logic synthesis, namely
decomposition and technology mapping. However, we do not
discuss these aspects here due to space restrictions.
The input consists of a collapsed network. The substitution
and minimization operation is performed with the simplify
command in the Berkeley SIS package, with parameters: method
= snocomp, dctype = all, filter = exact, accept = fct lits.
The cost given is that of the resulting network, as measured
by the literal count of the nodes expressed in factored form.
This is compared to the cost of the network obtained by ex-
ecuting simplify directly with the same parameters. Only
a very modest amount of computation was applied for the
results presented here (on the order of minutes on a Pentium
IV, 1.8 GHz workstation).
3.2 Benchmarks
Examples were selected based on size and suitability. We
mostly considered circuits with fewer than 30 inputs and
fewer than 30 outputs. In Figure 6, we present those for
which cyclic solutions were found.
LGSynth93 & Espresso Benchmarks
# In. # Out. Simplify Cyclify Diff.
dc1 4 7 39 34 12.8 %
ex6 8 11 85 76 10.6 %
p82 5 14 104 90 13.5 %
t4 12 8 109 89 18.3 %
inc 7 9 116 107 7.8 %
bbsse 11 11 118 106 10.2 %
sse 11 11 118 106 10.2 %
5xp1 7 10 123 109 11.4 %
dc2 8 7 130 123 5.4 %
s386 11 11 131 113 13.7 %
dk17 10 11 160 136 15.0 %
bw 5 28 171 163 4.7 %
s400 24 27 179 165 7.8 %
s382 24 27 180 165 8.3 %
apla 10 12 185 131 29.2 %
tms 8 16 185 158 14.6 %
s526n 24 27 194 189 2.6 %
s526 24 27 196 188 4.1 %
cse 11 11 212 177 16.5 %
clip 9 5 213 189 11.3 %
pma 11 13 226 211 6.6 %
m2 8 16 231 207 10.4 %
dk16 7 9 248 233 6.0 %
s510 25 13 260 227 12.7 %
t1 21 23 273 206 24.5 %
b4 33 23 292 281 3.8 %
ex1 13 24 309 276 10.7 %
exp 8 18 320 262 18.1 %
s1 13 11 332 322 3.0 %
in3 35 29 361 333 7.8 %
in2 19 10 397 291 26.7 %
b10 15 11 398 359 9.8 %
duke2 22 29 415 394 5.1 %
gary 15 11 421 404 4.0 %
m4 8 16 439 411 6.4 %
in0 15 11 451 434 3.8 %
styr 14 15 474 443 6.5 %
planet1 13 25 550 517 6.0 %
planet 13 25 555 504 9.2 %
s1488 14 24 622 589 5.3 %
s1494 14 25 659 634 3.8 %
max1024 10 6 793 774 2.4 %
table3 14 14 1287 1175 8.7 %
table5 17 15 1059 1007 4.9 %
s298 11 14 2598 2445 5.9 %
ex1010 10 10 3703 3593 3.0 %
Figure 6: Cost (literals in factored form) of Berkeley
SIS Simplify vs. Cyclify for benchmarks.
3.3 Randomly Generated Functions
Since randomly generated functions are very dense, they
are not generally representative of functions encountered in
practice. Nevertheless, it is interesting to examine the per-
formance of the CYCLIFY program on these. We present
results from random trials in Figure 7. Each row lists the
results of 25 trials. Strikingly, CYCLIFY yielded cyclic solu-
tions in nearly all cases (see 3rd column). The cost reduction
is significant and very consistent. The average improvement
is given in the 4th column, and the range of improvement in
the 5th column.
Randomly Generated Networks
# In. #. Out. Cyclic Solns. Avg. Improvement Range
5 5 96% 7.5% 0% – 16%
5 7 96% 9.0% 0% – 18%
5 10 100% 11.6% 2% – 20%
5 15 100% 13.7% 4% – 22%
5 20 100% 14.2% 8% – 18%
7 10 92% 4.7% 0% – 10%
Figure 7: Analysis of randomly generated examples.
4. CONCLUSIONS/FURTHER DIRECTIONS
We feel that we have made the case for a paradigm shift
in combinational circuit design: we should no longer think
of combinational logic as acyclic in theory or in practice,
since nearly all combinational circuits are best designed with
cycles. We have formulated a general methodology for the
synthesis of cyclic combinational circuits and incorporated it
into a logic synthesis environment. Our search algorithms,
while heuristical, can effectively tackle circuits of sizes that
are of practical importance. We note that the implementa-
tion of more sophisticated search algorithms, such as stochas-
tic search, is an obvious evolution of the project. Also, we are
exploring parallelization. Further directions: on the theoreti-
cal side, we would like to approach the problem from a circuit
complexity perspective. On the practical side, we will incor-
porate the techniques into different synthesis environments.
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